

Chicago, IL 60606

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

. APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/507,825	02/22/2000	Shunpei Yamazaki	SEL 162	2841
75	90 12/14/2005		EXAMINER	
Mark J. Murphy			LEWIS, DAVID LEE	
Cook, Alex, Mc	Farron, Manzo, Cumming	gs & Mehler Ltd		
200 West Adams Street			ART UNIT	PAPER NUMBER
Suite 2850			2673	

DATE MAILED: 12/14/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

		Application No.	Applicant(s)		
		09/507,825	YAMAZAKI ET AL.		
	Office Action Summary	Examiner	Art Unit		
		David L. Lewis	2673		
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
WHIC - External after - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE in may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tirr vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI			
Status					
2a)⊠	Responsive to communication(s) filed on 12 Fe This action is FINAL. 2b) This Since this application is in condition for alloward closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro			
Dispositi	on of Claims				
5)□ 6)⊠ 7)□	Claim(s) <u>1-80</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) <u>1-80</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.			
Applicati	on Papers				
10)□	The specification is objected to by the Examiner The drawing(s) filed on is/are: a) acce Applicant may not request that any objection to the of Replacement drawing sheet(s) including the correction The oath or declaration is objected to by the Example.	epted or b) objected to by the Edrawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).		
Priority u	nder 35 U.S.C. § 119				
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment	e of References Cited (PTO-892)	4) Interview Summary			
3) 🔯 Inforn	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date 7/11/2005.	Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	te atent Application (PTO-152)		

Art Unit: 2673

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

1. 1-4, 11-14, 21-24, 31-34, 41-44, 51-54, 61-64, and 71-74 are rejected under 35 U.S.C. 102(e) as being anticipated by Kubota et at. (6067066).

As in claim 1, Kubota et al. teaches of a display device comprising: a pixel region with a plurality of pixel TFTs arranged in matrix, figure 2 item 10;

and at least one source driver and at least one gate driver for driving said pixel region, figure 2 items 2 and 3,

wherein of m bit digital video data, upper n bit data and lower (m - n) bit data are used as gradation voltage information and time gradation information, respectively, where m and n are both positive integers equal to or larger than 2 and satisfy m > n, figures 1, 14, or 24, column 23 lines 15-53.

Wherein Kubota teaches of n bit data being input externally, with upper bit corresponding to m and lower bit corresponding to k, wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during one of the 2k periods, increasing in time like a staircase to

Art Unit: 2673

the desired gradation voltage as applied by the 2" gradation power source lines PL.

Gradation is achieved over time.

As in claim 11, Kubota et al. teaches of a display device comprising: a pixel region

with a plurality of pixel TFTs arranged in matrix, figure 2;

at least one source driver and at least one gate driver for driving said pixel region, figure

2 items 2 and 3,

and a circuit for converting m bit digital video data into n bit digital video data for

gradation voltage, and for supplying said source driver with said n bit digital video data

(m and n are both positive integers equal to or larger than 2, in > n). wherein one frame

of image consists of 2m-n sub-frames to perform time gradation display, figures 1, 14,

or 24, column 23 lines 15-53.

Wherein Kubota teaches of n bit data being input externally, with upper bit

corresponding to m and lower bit corresponding to k, wherein they represent voltage

and time gradation information respectively. The desired gradation voltage is outputted

to the source line SL during one of the 2k periods, increasing in time like a staircase to

the desired gradation voltage as applied by the 21' gradation power source lines PL.

Gradation is achieved over time.

As in claim 21, Kubota et al. teaches of a display device comprising: a pixel region

with a plurality of pixel TFTs arranged in matrix, figure 2;

at least one source driver and at least one gate driver for driving said pixel region, figure

2 items 2 and 3,

and a circuit for converting m bit digital video data into n bit digital video data for

gradation voltage and for supplying said source driver with said n bit digital video data

Art Unit: 2673

(m and n are both positive integers equal to or larger than 2. in > n), wherein one frame of image consists of 2m-n sub-frames to perform time gradation display, thereby obtaining (2m - (2m-n - 1)) patterns of gradation display, **figures 1, 14, or 24, column 23 lines 15-67**.

Wherein Kubota teaches of n bit data being input externally, with upper bit corresponding to m and lower bit corresponding to k, wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during one of the 2k periods, increasing in time like a staircase to the desired gradation voltage as applied by the 2" gradation power source lines PL. Gradation is achieved over time.

As in claim 31, Kubota et al. teaches of a display device comprising a pixel region with a plurality of pixel TFTs arranged in matrix and at least one source driver and at least one gate driver for driving said pixel region, figure 2 items 2 and 3,

wherein of m bit digital video data, upper n bit data and lower (m - n)bit data are used as gradation voltage information and time gradation information, respectively (m and n are both positive integers equal to or larger than 2. m > n), **figures 1, 14, or 24, column 23 lines 15-53**.

and wherein said source driver has a DA converter circuit for converting said n bit digital video data into analog gradation voltage, **figure 1 and 14 items 17 and 18, figure 24 item 15**, wherein digital decoding and analog switching combine to form said D/A converter.

Wherein Kubota teaches of n bit data being input externally, with upper bit corresponding to m and lower bit corresponding to k, wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during one of the 2k periods, increasing in time like a staircase to

Art Unit: 2673

the desired gradation voltage as applied by the 2m gradation power source lines PL.

Gradation is achieved over time.

As in claim 41, Kubota et al. teaches of a display device comprising: a pixel region

with a plurality of pixel TFTs arranged in matrix, figure 2;

at least one source driver and at least one gate driver for driving said pixel region, figure

2 items 2 and 3;

and a circuit for converting m bit digital video data into n bit digital video data for

gradation voltage, and for supplying said source driver with said n bit digital video data

(m and n are both positive integers equal to or larger than 2, m > n), figures 1, 14, or

24, column 23 lines 15-53,

wherein said source driver has a D/A converter circuit for converting said n bit digital

video data into analog gradation voltage, figure 1 and 14 items 17 and 18, figure 24

item 15,

wherein digital decoding and analog switching combine to form said D/A converter, and

wherein one frame of image consists of 2m-n sub-frames to perform time gradation

display, column 25 lines 15-28.

Wherein Kubota teaches of n bit data being input externally, with upper bit

corresponding to m and lower bit corresponding to k, wherein they represent voltage

and time gradation information respectively. The desired gradation voltage is outputted

to the source line SL during one of the 2" periods, increasing in time like a staircase to

the desired gradation voltage as applied by the 2" gradation power source lines PL.

Gradation is achieved over time.

Art Unit: 2673

As in claim 51, Kubota et al. teaches of a display device comprising: a pixel region

with a plurality of pixel TFTs arranged in matrix, figure 2,

at least one source driver and at least one gate driver for driving said pixel region,

figure 2 items 2 and 3,

and a circuit for converting m bit digital video data into n bit digital video data for

gradation voltage, and for supplying said source driver with said n bit digital video data

(m and n are both positive integers equal to or larger than 2. in > n), figures 1, 14, or

24, column 23 lines 15-53,

wherein said source driver has a D/A converter circuit for converting said n bit digital

video data into analog gradation voltage, figure 1 and 14 items 17 and 18, figure 24

item 15,

wherein digital decoding and analog switching combine to form said D/A converter, and

wherein one frame of image consists of 2m-n sub-frames to perform time gradation

display, thereby obtaining (2'm - (2m-n - 1)) patterns of gradation display, column 25

lines 15-67.

Wherein Kubota teaches of n bit data being input externally, with upper bit

corresponding to m and lower bit corresponding to k, wherein they represent voltage

and time gradation information respectively. The desired gradation voltage is outputted

to the source line SL during one of the 2k periods, increasing in time like a staircase to

the desired gradation voltage as applied by the 2m gradation power source lines PL.

Gradation is achieved over time.

As in claim 61, Kubota et al. teaches of a display device comprising: a pixel region

with a plurality of pixel TFTs arranged in matrix, figure 2,

Art Unit: 2673

at least one source driver and at least one gate driver for driving said pixel region, figure

2 items 2 and 3;

a circuit for converting m bit digital video data into n bit digital video data for gradation

voltage (m and n are both positive integers equal to or larger than 2, m > n), figures 1,

14, or 24, column 23 lines 15-53;

and a D/A converter circuit for converting said n bit digital video data into analog video

data to input the converted data to said source driver, figure 1 and 14 Items 17 and 18,

figure 24 item 15,

wherein digital decoding and analog switching combine to form said D/A converter,

wherein one frame of image consists of 2m-n sub-frames to perform time gradation

display, column 25 lines 15-28.

Wherein Kubota teaches of n bit data being input externally, with upper bit

corresponding to m and lower bit corresponding to k, wherein they represent voltage

and time gradation information respectively. The desired gradation voltage is outputted

to the source line SL during one of the 2k periods, increasing in time like a staircase to

the desired gradation voltage as applied by the 2m gradation power source lines PL.

Gradation is achieved over time.

As in claim 71, Kubota et al. teaches of a display device comprising: a pixel region

with a plurality of pixel TFTs arranged in matrix, figure 2;

at least one source driver and at least one gate driver for driving said pixel region,

figure 2 Items 2 and 3;

Art Unit: 2673

a circuit for converting m bit digital video data into n bit digital video data for gradation

voltage (m and n are both positive integers equal to or larger than 2, m > n), figures 1,

14, or 24, column 23 lines 15-53;

and a D/A converter circuit for converting said n bit digital video data into analog video

data to input the converted data to said source driver, figure 1 and 14 items 17 and 18,

figure 24 item 15,

wherein digital decoding and analog switching combine to form said D/A converter,

wherein one frame of image consists of 2m-n sub-frames to perform time gradation

display, thereby obtaining (2m - (2m-n - 1)) patterns of gradation display, column 25

lines 15-67.

Wherein Kubota teaches of n bit data being input externally, with upper bit

corresponding to m and lower bit corresponding to k, wherein they represent voltage

and time gradation information respectively. The desired gradation voltage is outputted

to the source line SL during one of the 2k periods, increasing in time like a staircase to

the desired gradation voltage as applied by the 2m gradation power source lines PL.

Gradation is achieved over time.

As in claims 2, 3, 12, 13, 22, 23, 32, 33, 42, 43, 52, 53, 62, 63, 72, and 73 Kubota et

al. teaches of wherein said m is 8/12 and said n is 2/4, column 23 lines 15-53, wherein

m and n are integers covering said values.

As in claims 4, 14, 24, 34, 44, 54, 64, and 74, Kubota et al. teaches of wherein said

display device is a liquid crystal display device, column 19 lines 55-65.

DETAILED ACTION

Claim Rejections - 35 USC § 103

Art Unit: 2673

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

2. Claims 5-10, 15-20, 25-30, 35-40, 45-50, 55-60, 65-70, and 75-80 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kubota et al. (6067066) in view of Takano et al. (6165824), Sasaki et al. (6459416), and Hasegawa et al. (6335717).

As in claims 5-10, 15-20, 25-30, 35-40, 45-50, 55-60, 65-70, and 75-80, Kubota et al. teaches of the invention as applied above to claims 1, 11, 21, 31, 41, 51, 61, and 71, however Kubota is silent as to said various display types.

Said display types of claims 5-10, 15-20, 25-30, 35-40, 45-50, 55-60, 65-70, and 75-80 represent display systems well known in the art of displays, any of which would have been obvious to the skilled artisan at the time of the invention of Kubota et al. to implement them in a display system as taught by Kubota et al., given that such an active matrix type display system as taught by Kubota et al. is well known in incorporated in each of said display types. In support of said display types being obviously well known Takano et al., figures 12A-F, Sasaki et al., column 1 lines 10-17, and Hasegawa et al., column 1 lines 7.45, teaches of said various display types as well known in the art of displays, as found in claims 5-10, 15-20, 25-30, 35-40, 45-50, 55-60, 65-70, and 75-80.

Response to Arguments

Applicant's arguments with respect to claims 1-80 have been considered not persuasive. Kubota teaches of n bit data being input externally, with upper bit

Art Unit: 2673

corresponding to m and lower bit corresponding to k, wherein they represent voltage and time gradation information respectively. The desired gradation voltage is outputted to the source line SL during one of the 2k periods, increasing in time like a staircase to the desired gradation voltage as applied by the 2m gradation power source lines PL. Gradation is achieved over time. Sasaki et al. added as support for the rejection of the dependant claims. Sasaki et al. teaches of the Applicants invention with the exception of the bit conversion being slightly modified wherein upper and lower bits are not distinguished in Sasaki et al., to achieve the time gradation, but Sasaki teaches of the same result. Rejection Maintained

Conclusion

- 3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. 6753854 and 6590581, like claims by same assignee.
- 4. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
- 5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **David L. Lewis** whose telephone number is **(571) 272-**

Art Unit: 2673

7673. The examiner can normally be reached on MT and THF from 8 to 5. If attempts

to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin

Shalwala, can be reached on (571) 272-7681. Any inquiry of a general nature or

relating to the status of this application or proceeding should be directed to the Group

receptionist whose telephone number is (571)-273-8300.

6. Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Examiner: David L. Lewis

December 11, 2005

BIPIN SHALWALA SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2600